dens dens dens de neue de la plus de la plus

FIGURE 1

The state of the s

112	11	4	н	6	118 124	122
	System and User	FIQ	Supervisor	Abort	IRQ /	Undefined
	rO	т0	ю	rO	r0	10
	r1	<b>1</b> 1	rī	r1	r1	r1
	r2	12	r2	r2	12	12
	r3	13	r3	ıз	r3	13
	r4	14	r4	r4	r4	14
	r5	rS	r5	r5	r5	r5
	r6	<b>16</b>	r6	16	r6	r <del>6</del>
	r7	a7	17	a	r7	17
	r8	r8_fiq	r8	rB	r8	18
	r9	19_fiq	r9	r9	r9	r <del>9</del>
	r10	r10, fiq	r10	r10	r10	r10
	r11	r11_fiq	r11	rtt	r11	r11
	r12	r12_fiq	r12	r12	r12	r12
	r13	r13_fiq	r13_svc	r13_abt	r13_im	r13_und
	£14	r14_fig	114_svc	r14_abt	r14_irq	r14_und
	r15 (PC)	r15 (PC)	r15 (PC)	r15 (PC)	r15 (PC)	r15 (PC)

Figure 2





Figure 3







Figure 5



	Offset	Register	Description
	0	ISR	Interrupt Status Register
	4	IER	Interrupt Enable Register
	8	IER_set	Each bit written as one will set the corresponding bit in IER
	Э	IER_clr	Each bit written as one will clr the corresponding bit in IER
	10	FIR	Force Interrupt Register
	14	FIR_set	Each bit written as one will set the corresponding bit in FIR
	18	FIR_clr	Each bit written as one will clr the corresponding bit in FIR
	1C	IMX	Interrupt Mux Register ('1/0' Routes interrupt to nFIQ/nIRQ)
	20	IMX_set	Each bit written as one will set the corresponding bit in IMX
	24	IMX_clr	Each bit written as one will clr the corresponding bit in IMX
382	28	VIR	Read only Valid Interrupt Register for nIRQ
186	2C	FVIR	Read only Fast Valid Interrupt Register for nFIQ
-01			

Figure 7

Bit	Donamintin
	Description
0	USB
1	UART A
2	UART B
3	External
4	USB Fast
5	Not Defined (CIF)
6	Not Defined
7	Not Defined (Keyboard)
8	EIDE 1
9	EIDE 2
Α	Not Defined
В	Not Defined
С	Not Defined
D	Timer 2
E	Timer 1
F	Not Defined
10	USB Reset
11	AC
12	Timer 1
13	Timer 2
31:14	Not Defined

Figure 8

ettine kunty, aans, et a akus, akus,

SCOUNT TENDOS TENDOS	IRO31 TRO30 IRO29 IRO28 IROZO IROZO IROZO IROZO IROZO IROZO	ING31   ING30   ING29   ING27   ING28   ING27   ING28   ING23   ING22	FIG25   FIG29   FIG29   FIG27   FIG25   FIG25   FIG24   FIG23   FIG22	Price - Price	18R24 18R24 18R24 18R22	18K31 FIRST TAKES TAKES THESE THESE THESE PIRES PIRES PIRES			Constant Income Income Income	TERSIS   TERSO   TERSO   TERSO   TERSO   TERSO   TERSO   TERSO   TERSO   TERSO					**   *	The second secon					
	00000000	00000000	0000000	0000000	00000000	00000000	00000000	00000000	00000000	00000000	0000000	00000000	00000000	00000000	0000000	0000000	00000000	00000000	00000000	0000000	000000
	(Valid Internut Status for CPU (primary)	040 1910/1	Valle	FIQ Valid Interrupt Status for CPU (primary)	FIQ Valid I	Latched	Forced Interrupt Status Register (SW)	Force Interrupt Register Set	Force In		Enabled	Set Interrupt Source for CPU	Clear Intermint Source for CPU		CPU'S III	Enabled	Set Interrupt Source for COP	Clear Internot Source for COP		200	DMA Interrupt Source Status
_	124	1	320	32b	32b	32b	32b	+	L	_	ROW 32D	t 32b	125	4	4 32b	3.2 32b	32b	1	1	- 1	32b
-	000.000		CF00:1004 RO	CF00:1008 RO	CF00:100C VRO*	CF00:1010 RO	OE0011014 RD	1	1	CF00:101C C2	CF00:1020 RC	CF00.1024 get	1_	CF00:1028	CF00:102C RW	CF00:1030 RO	7500.1034 set	+	-	CF00:103C RW	CF00:1040 RO
	Interrupt Controller	VIRQ_CPU	VIRO COP	Transfer Coll	CO CIA	100 (2004 CD) 21)	TSK (Lead-Oilly)	FIR (read-only)	FIR SET	FIR CLR	Con read (read-only)	Carry Carry Carry	CPU 1EK SET	CPU IER CLR	CPU IEP CLASS	(vino-been) dar doo	Company of the compan	COP IER SET	COP IER CLR	COP IEP CLASS	DMA STATUS

## FIGURE 9A

	1000	<del></del>		788	- A	700	23	39	183	ner.	244	set l	000	-1
TROO	PIQ PIQ 0	ISRO	FIRO			IERO			Ä	IERO	100			»,
- 111	F- F	1	<b>£4.</b> (4)							÷.				1
as	al:	g	덛		10 K. S. S. S.	11	3			H				Š.
IRQ1	FIQ1	> ISR1	FIRE			ΞĪ				1ER1				å,
5.4	400 4 40	2				2 IBR1	3	Ň	5.					
TROS	F102	ISR2	FIRE	K		Ĭ	Ŕ			IERZ	ä,			9t
+44	148				K								d	, ć.
IRQ3	FIQ3	ISR3	FIRE			IBR3			60.6 gail	ERB3			12	` ``
	300 C	1	۳				P		ė,	5				3.
2 2	8 8	ž	FIR4			F.4	2			LER4	3:00		900	
1RQ4	F104	18R4	Ε			IER4						39,		
92 52	FIQS		19			82		l		IERS				4
TROS	Ě	ISRE	FIRE	ĺ		E				H			80	۰
			ļ.,	8		50	î			6				1
IROS IROS IROS IROS	F106	ISR6	FIRE	C		IER6 LER5				IERG	l	Š	200.00	1
		-	1.	M		H	1	l	ľ.		ł	ß		
TRO7	6014	ISR7	FIRT	100 Carlos		TER7				TERS IER7				ľ
1515		H	1"	ľ					G		l			
TROS	8	15R8	PIRB	02.8		8	3.3	l		SR B		E		
[6]6	FIQ8	77. <b>3</b>	G			F	26	Ñ		F	Ĭ,			H
00	a l	FLIQ9	١			0				0	l			
IROS	F109	18R9	FIRS			į				1589			ł ä	
		7760	6	î						7			L	,
IR010	F1010	FIGIO	PIRIO	\$ 60		é				ė		F	H	Ú
		74.7									*		L	
TROIT	FIQ14	FT011	11013			į				ė			L	
1515	E	- 122	4						1	Ė			l	
18012	312	F1012	State		3	1			ŀ	5		T	ş	1
120	E.		ij		E	1	1		Ş				Ö	. S
13	FIO13 FI012	FIO13	1 :	3		1	3		Š		ABALS ABALK ABARE TOTAL	9 5	Į.	
1R013	FIG	FIO13	CTOTA	2	į				18		1 8	S	E E	
	q.	- 198	~-		d i			3 8			:	1 6	į	
IRQ14	F1014	FIQ14		LIVI			1	Š	2		1EKIS JEK14	Š	5	
-13		7							7		٦	1	è	S.
TROLE	FT015	FIGLE	TRATE	CTNIA	3		18475	2						ST
		£4 1	-	1		<b>#</b>	7							ű
18016	PICIS	FIQ16	15K16	FIRIE	Ď	2	KI6	3	3	ž,	816		į	805
II W		H	E	14	SET (SET FORCED INTERKUPL)	FIR CER (CHEAR FURLED INTERCOLE BILL	IER19 TER18 IER17 IER16	GPU TER SET (ENABLE UNI ERRUE) SOUNCE FOR CEUT		TEO COURT COURT TANDERCON TANDERCON TO COURT COU	rerig TER18 TER17 TER16	COP TER SET (ENABLE INTERFUL) SOURCE FOR CELL	CONTRACTOR OF THE CONTRACTOR OF THE STATE OF THE CONTRACTOR OF THE	DMA SOURCE STATUS
717	F1017	F1017	ISR17	FIR17		2				3			į	1
1R017	F1017	PI	Si	E	S	ă	Ä		2	3	IE	ġ.	4	
		2	اڃ	8	FIR		9		3	3	2			
IRO18	FIGIS	FIQ18	ISK18	FIR18	J		띩	5			IRR	1	1	3
			_	6		4	6	ď			6	8		2
TR019	FIOIS	FTQ19	ISR19	FIR19		3	ER		Ţ		E			3
	14	Ŀ		-		X	~		Ø	9	1	Ħ	Ĭ	
IRQZO	PIQ20	FI020	1SR20	FIR20		3	R20	M		3	IER20			3
Ħ	H E	1.4						28.8	7		f	3	3	
喜	F1021	F1021	ISR21	FIR21			IER21: IER20		CPU IERCCLR (LISABLES LINERARDY) BOUNCES CONTROLL STANDARD CONTROL	CBO	IER21	COP TER SET (ENABLE INTERRUPT BOUNER FOR CELT		3
KIRO21	H	FI	Si	FI		, ŝ.	9	, ,	100		TE			
											_			

Figur 9B

[9A][9B]